Automated generation of timepredictable executables on multicore hardware



Claire Pagetti, Julien Forget, Heiko Falk, Dominic Oehlert, and Arno Luppold October 10th 2018 RTNS 2018





Outline

- □ Introduction
- □ Contribution
- $\hfill\square$ Conclusion

Context – control/command applications

- Control / command applications
 - Safety-critical with DAL Design Assurance Level A
 - Under certification, and certification development process
- Example: flight control system



Current development cycle



High-level design – control engineering

Implementation

- Steps:
 - Coding of elementary blocks: Lustre/Scade
 - Coding of multi-periodic assemblies: ad hoc

 Example: flight control systems

> multi-periodic, large size, under temporal and precedence constraints.



Current development cycle



WCET: aiT from Absint

Prelude – multi-periodic language



Context – multi-core COTS



Multi-core certification problem

- □ Aeronautic certification standards
 - DO178 B/C, 1992 /2012
 - Position Paper CAST-32A Multi-core Processors, 2014 2016
 - White Paper FAA on Issues Associated with Interference Applied to Multicore Processors, 2017
- Purposes: set of guidances for software planning and verification on multicore chips, with a particular emphasis on timing considerations and error handling
- □ The compilation framework is in the scope of the high level objective
 - « Interference channels and resource usage »
 - Issue: Shared resources on a platform can lead to unexpected delays or loss of data
 - Argumentation: the applicant has to identify all the interference channels in the final configuration and shall argue that the resource demand does not exceed the resource availability

Former solutions at ONERA

□ Multi-periodic assembly expressed in Prelude

Execution model

- to reduce or avoid any temporal interferences
- A set of programming rules, based on off line mapping and scheduling
- □ Script to generate the glue code
- □ WCET measured based



Overall new approach

- 1. Definition of an execution model for the target (AER)
- 2. Modification of Prelude compiler
- 3. Modification of WCC to generate mapped and scheduled applications



Outline

- □ Introduction
- □ Contribution
 - Design choice: AER model
 - Prelude extension with AER function generation
 - WCC extension for AER functions
- $\hfill\square$ Conclusion

Processors supported by WCC

- □ TriCore (single core) and ARM (1 to 8 cores)
- □ ARM architecture
 - Core at 1 GHz
 - Private local SPM (scratchpad memory)
 - only local addressing on local SPM is supported, meaning that a core i cannot access the SPM of core j.
 - Bus arbitrated with a TDMA (Time division multiple access) protocol.



➔ next generation of embedded processors for automotive may share similar features.

Predictable solution – Execution model

Execution model

- Set of rules to be followed by the designer to avoid or at reduce the temporal interferences
- Separate the moment of pure execution and shared resource access
- □ AER model [Durrieu et al, 2014]
 - 1. Memory management
 - Codes and data stored statically and locally
 - Exchanged variables stored in specific zones MPB



2. Mapping scheduling strategies



ARM execution model

Rule 1:

- non preemptive partitionned off-line pre-computed schedule

Rule 2:

- all sections are stored in the local SPM
- except the exchanged data which are in the flash

Rule 3:

 each function is split in 3 parts AER. During A, each "global variable" is copied in a local variable. During R, the value of a local variable is assigned to the produced variable

Rule 4:

 A and R phases always occur during the TDMA slots of the core hosting the function.

Outline

- □ Introduction
- □ Contribution
 - Design choice: AER model
 - Prelude extension with AER function generation
 - WCC extension for AER functions
- $\hfill\square$ Conclusion

Example of AER execution

□ For the ROSACE controller



Code generation – step 1

❑ Wrapping lustreC output as imported node C→ C: genwrapper (ONERA/ LIFL)

```
\Box Assembly \rightarrow C: preludec
```

□ For each function f, generation of f_A, f_E and f_R

static double h_filter110_fun_h_locread; /* local copy of a consumed data */ static double h_filter110_fun_h_f_locwrite; ; /* local copy of a produced data */

```
int h_filter110_A(void* args)
```

```
static int h_rcell=0;
static int instance=0;
```

```
read_val(aircraft_dynamics73_h_h_filter110_h_id, h_rcell, sizeof(h_filter110_fun_h_locread),
        &h_filter110_fun_h_locread); /* copy of global variable in the local copy */
h_rcell=(h_rcell+1)%2; /* communication protocol management */
instance++;
roturn 0; )
```

return 0; }

Code generation – step 2

Global variables generation and link with the buffers id

```
enum {
    h_filter110_h_f_altitude_hold79_hf_id,
    aircraft_dynamics73_h_h_filter110_h_id,
    altitude_hold79_Vz_c_vz_speed_control104_Vz_c_id,
    ..., PLUD_BUFFER_NUMBER}
    double aircraft_dynamics73_h_h_filter110_h [2];
    double h_filter110_h_f_altitude_hold79_hf [2];
    ...
```

```
void * table_address [PLUD_BUFFER_NUMBER] =
{(void *) h_filter110_h_f_altitude_hold79_hf,
  (void *) aircraft_dynamics73_h_h_filter110_h,
  ...}
```

Outline

- □ Introduction
- □ Contribution
 - Design choice: AER model
 - Prelude extension with AER function generation
 - WCC extension for AER functions
- $\hfill\square$ Conclusion

Interaction with WCC

- □ Input description
 - Architecture description in an xml file (hard coded)
 - Application description in an xml file (generated by preludec)



Algorithm – Integration strategy

```
procedure WCET aware mapping (Config appli)
   get SPM size
   get nb core, bus slot
                                                             Step 1: hardware
   for function : t in appli do
                                                            and application
        get t.period, t.name, t.subfunctions
                                                            information
        call aiT
        get t.wcetx, t.sizex (all sections, x \in \{A, E, R\})
  end for
   call OPL IBM solver to solve the mapping problem
  for function : t in appli do
        get t.core, t.startx
   end for
  for core : c in Cores do
        generate C local scheduler
        generate new xml file (with the correct mapping and scheduling)
   end for
```

Algorithm – Integration strategy

procedure WCET aware mapping (Config appli)

```
get SPM size
get nb core, bus slot
for function : t in appli do
     get t.period, t.name, t.subfunctions
     call aiT
     get t.wcetx, t.sizex (all sections, x \in \{A, E, R\})
end for
                                                          Step 2: off-line
call OPL IBM solver to solve the mapping problem
                                                          mapping and
for function : t in appli do
                                                          schedule
     get t.core, t.startx
end for
for core : c in Cores do
     generate C local scheduler
     generate new xml file (with the correct mapping and scheduling)
end for
```

Conditional time-intervals

- □ OPL IBM constraint programming modelling with Conditional Time-Intervals
 - Very efficient for non preemptive schedules
 - Presented by Quentin Perret at RTNS 2016 (and a paper of this year)

Inputs

- Architecture
 - Cores, SPMsize
 - MAF of TDMA, StartBusSlot[nbCores]
- Application
 - TaskList, TaskProps[TaskList] (e.g. TaskProps[t].period)
- Pre-processing unrolling of tasks in Jobs, JobProps[Jobs]

Decision variables

- interval phaseX[j in Jobs]
- optional interval phaseX_c[j in Jobs][c in Cores]

Formalization in OPL

Constraints

- Specific to conditional time intervals

 $\forall j \in Jobs, alternative(phaseX[j], all(c \in Cores) phaseX_c[j][c])$

 $\forall c \in Cores, \Sigma_j pulse(\Sigma_X phaseX_c[j][c], 1) \le 1$

- Scheduling (A before E and E before R)
- ∀j ∈ Jobs, endBeforeStart(phaseA[j], phaseE[j]) endBeforeStart(phaseE[j], phaseR[j])
- All phases on the same core

∀j ∈ Jobs,c ∈ Cores,X ∈ {A,E,R}
presenceOf (phaseA_c[JobProps[j].function][c])
== presenceOf (phaseX_c[j][c])

Formalization in OPL

Constraints

- Memory constraints
- $\forall c \in Cores,$

 $\Sigma_t presenceOf(phaseA_c[t][c]) \times (\Sigma_x TaskProps[t].size_x) \le SPMsize$

- A and R on the TDMA
- $\forall j \in \textit{Jobs,c} \in \textit{Cores,X} \in \{A,R\}$

```
presenceOf(phaseX c[j][c]) \Rightarrow
```

((startOf(phaseX[j]))mod MAF == StartSlotBus[c])

Algorithm – Integration strategy

procedure WCET aware mapping (Config appli)

```
get SPM size
get nb core, bus slot
for function : t in appli do
     get t.period, t.name, t.subfunctions
     call aiT
     get t.wcetx, t.sizex (all sections, x \in \{A, E, R\})
end for
call OPL IBM solver to solve the mapping problem
for function : t in appli do
     get t.core, t.startx
                                                          Step 3: generate
end for
                                                          C schedule on
for core : c in Cores do
                                                          each core
     generate C local scheduler
     generate new xml file (with the correct mapping)
end for
```

Experiments

Works well on several controllers, e.g. ROSACE					
	preludec	Step 1	OPL	Step 3	
	0m0.114s	1m45.132s	0m0.601s	0m20.481s	

□ WATERS 2017 challenge

- 1250 runnables, 10000 labels

preludec	Step 1	OPL	Step 3
0m9.163s	3550m15.365	s 0m36,074s	30m22.548s

Conclusion

- Complete framework from synchronous programs to predictable executables
- □ More experiments
- □ Execution on a real target
- ❑ We followed a "bottom-up" approach → re-think the internal representations to support AER and synchronous semantics features

Thanks for your attention